Go directly to content
Go directly to font size and contrast
Servicenavigation
DFG Homepage
Disclaimer / Copyright
|
Help
|
Data Monitor
Deutsch
Hauptnavigation
Search
Catalogue
People Index
Location Index
About GEPRIS
Project Details
Back
Institution
Technische Universität München
Fakultät für Elektrotechnik und Informationstechnik
Lehrstuhl für Schaltungsentwurf
Address
Arcisstraße 21
80333 München
Deutschland
GERiT
This institution in GERiT
80333 München
Projects
Priority Programmes
Current projects
Exploration of an integrated Strain-based TAMPer Sensor for Puf and trng concepts with best-in-class Leakage resilience and robUStness (STAMPS-PLUS)
(Applicants
Brederlow, Ralf
;
Hiller, Matthias
;
Pehl, Michael
)
Sensor-integrating Gear (SIZA)
(Applicants
Brederlow, Ralf
;
Stahl, Karsten
;
Vogel-Heuser, Birgit
)
Completed projects
Analysis and optimization of parametric yield for low-power circuits
(Applicant
Schmitt-Landsiedel, Doris
)
Research Units
Completed projects
Der Tunneltransistor in matrixförmigen Schaltungen und Sensoren
(Applicant
Schmitt-Landsiedel, Doris
)
FOR 395: Selected Materials and Devices for Silicon Ultra Large Scale Integration
(Spokesperson
Schmitt-Landsiedel, Doris
)
Niederohmige, elektromigrationsfeste Silberstrukturen für die Mikroelektronik
(Applicant
Schmitt-Landsiedel, Doris
)
Zentrale Dienste
(Applicant
Schmitt-Landsiedel, Doris
)
Research Grants
Current projects
DeCOP: Device-Circuit Co-Optimization for Reliable FeFET-based Brain-inspired Computing in the Face of Variability
(Applicants
Amrouch, Ph.D., Hussam
;
Brederlow, Ralf
)
Completed projects
3D Integration of Nonvolatile Nanomagnetic Logic
(Applicant
Schmitt-Landsiedel, Doris
)
Analog circuits with time varying parameters caused by device aging and gate currents: modelling of impact on circuit behaviour; assessment and development of countermeasures.
(Applicant
Schmitt-Landsiedel, Doris
)
Design of Circuits and Systems for Nonvolatile Nanomagnetic Logic
(Applicant
Schmitt-Landsiedel, Doris
)
Kompensation von On-Chip Parameterschwankungen durch lokale Spannungsanpassung aufgrund von in-situ Verzögerungsmessungen in integrierten CMOS Schaltungen
(Applicant
Schmitt-Landsiedel, Doris
)
Senkung der Verlustleistung in energierückgewinnender Logik durch abschaltbare Spannungsversorgung
(Applicant
Schmitt-Landsiedel, Doris
)
Collaborative Research Centres
Completed projects
Steuerbare GaA1As-MQW-Richtkopplerstrukturen
(Project Head
Müller, Rudolf
)
Major Research Instrumentation
Completed projects
Automated 300mm Wafer Test System
CRC/Transregios
Completed projects
Generation of Distributed Monitors and Run-time Verification of Invasive Applications
(Project Heads
Müller-Gritschneder, Daniel
;
Schlichtmann, Ulf
;
Schmitt-Landsiedel, Doris
)
Additional Information
© 2024
DFG
Disclaimer / Copyright
/
Privacy Policy
Textvergrößerung und Kontrastanpassung